Z80 Development System



Product **Specification**



System Features

and software debug capability.

- Turn-key system including:
 - Z80-CPU with 4K bytes dedicated ROM memory
 - RS-232 or current-loop serial interface
 - 16K Bytes of read/write memory expandable to 60K bytes
 - Programmable hardware breakpoint module
 - Programmable real-time event storage module
 - In-circuit emulation bus to connect system to user's equipment
 - 2 floppy disk drives and controller
 - Full software including:
 - ROM based operating system
 - ROM based debug package
 - Editor
 - Assembler
 - File maintenance
 - Optional Universal Parallel I/O card for interface to printers, PROM programmers, etc.

System Description

The heart of the development system is the powerful Z-80 single chip microprocessor which is ideally suited to the multi-task operational requirements of a development system. A single Z80-CPU is shared between both the user's hardware (User Mode) and the System resident monitor (Monitor Mode).

In the Monitor Mode the System performs as a stand-alone development tool allowing software programs to be entered into RAM memory, edited, assembled, filed on disk for future use and loaded for execution. This entire process is quickly performed through simple commands from the user's terminal.

In the User Mode, the system memory and peripheral elements are dedicated to the user's own system. The system peripherals use I/O port numbers EOH through FFH these port numbers are reserved for the system. In User Mode, a RAM resident user's program is executed in real time.

The use of RAM memory for the program eliminates costly and timeconsuming PROM programming in the early phases of software development. The in-circuit emulation bus allows the user to connect his own peripheral devices or memory to the system and use them in conjunction with the system elements.

A major feature of the Z-80 is its powerful debug module. This module allows selected User Mode system transactions to be stored in real-time into a special memory. The user can also specify that various types of system transactions can suspend user operation and cause the system to reenter the Monitor Mode. A complete record of the 256 transactions that were recorded in the independent memory just prior to suspension can then be conveniently displayed on the system terminal or listed on a line printer. This ability to preserve real-time event sequences and then review selected events in detail, permits the user to accomplish product design and hardware/ software debugging in the shortest time possible.

Hardware Module Description

Processor Module

The Processor Module is a single card containing all elements necessary to function as a stand-alone computer. A serial asynchronous I/O port is provided for operation of a teletype or CRT terminal. The card also contains 3K bytes of ROM and 1K byte of RAM in which resides the operating system, peripheral drivers, bootstrap loader and debug software. The peripheral driver routines can be accessed by the user.

Real-Time Debug Module

The Zilog Development System realtime debugging capability enables the user to easily locate and correct any hardware or software design errors. With this module, the user monitors the operation of his software in real-time and sets hardware breakpoints to stop the program on any data, address or control bit pattern. Once stopped, the system returns to the Monitor Mode where the ROM resident debug software allows the user to display the contents of any internal CPU register, or memory location, or to change any register or memory location prior to continuing the program from that point.

The real-time debug module consists of a Real-Time Storage PCB and Breakpoint PCB.


The Real-Time Storage board contains a 256 x 32 storage array. This array stores up to 256 events. The 32 stored bits include: • 16-bit address bus, • 8-bit data bus • 7-bit control bus.

The last bit is used as a marker to identify the first transaction that is stored when the user's program begins execution. The debug software package allows the user to specify the type of transactions that are to be stored in the memory. Any combination of the following transactions can be stored:

- Memory Reads Memory Writes
- I/O Port Reads I/O Port Writes.

After the system returns to Monitor Mode from User Mode the contents of storage array can be printed on the user's terminal in a concise form so that he can analyze how he got to the current point in his program.

The Breakpoint card monitors the system bus and halts execution of a user's program if a user specified transaction occurs. The user may specify that a break should occur on any combination of the following transactions: ■ Memory Read ■ Memory Write ■ I/O Port Read ■ I/O Port Write. In addition he may specify that the selected transaction have: ■ A specified 16-bit address ■ Any specific bit pattern on the data bus. Thus the user can specify complex events such as writing a "1" on bit 6 of I/O port number F6_H.



System Memory

The System uses standard, 4K dynamic RAM circuits configured in 4K byte increments up to a total of 60K bytes as required by the user. The standard system requires only 16K bytes but additional memory can be easily added if large programs are to be executed in User Mode. System memory is shared between the Monitor Mode and the User Mode.

In Monitor Mode programs are entered, edited, assembled and loaded directly into RAM memory for immediate execution without the additional cost and time delays associated with programming PROM's.

In the User Mode, RAM memory contains the user's software and the user has complete control over the system peripherals and CPU. The monitor does not use the first 60K byte memory locations while in User Mode. These locations are totally dedicated to the user. Any combination of external ROM, RAM or PROM can be used in place of, or in combination with the standard system RAM through the In-circuit Emulation Bus.

Floppy Disk Controller


This single PCB interfaces two floppy disk drives in support of the Z-80 disk operating software. The ROM based monitor software contains the floppy disk software driver and bootstrap loader which loads the file maintenance software, system routines and user programs to be executed.

Universal Parallel I/O Module (Optional)

This module contains four Zilog parallel I/O controllers (Z80-PIO) which can control a wide range of parallel interface peripherals. The card is universal in that the system software can configure the Z80-PIO's with any set of bidirectional data transfer or any combination of status and control lines to match the requirements of various peripherals. It is used as an interface to optional peripherals such as line printers, paper tape punches and readers or PROM programmers.

In-Circuit Emulation Interface

This card contains all elements necessary to share the System between the User and Monitor Modes. In addition, a standard hardware interconnection cable is also provided for simple interface between the user's hardware and the System. This port includes: ■16-bit address bus ■8-bit data bus ■All CPU control signals ■ System Clock ■ External Memory enable. All lines are fully buffered and provide TTL compatible signal levels for connection to any external user peripheral device, CPU control logic, memory system or even the user's own unique CPU card.



Chassis Description

Spare slots in the system chassis are provided for additional user cards and I/O connectors. Seven slots are available; two for user cards; two for I/O connectors; and three for additional memory.

Software Description


The Z-80 Operating System

The Z-80 floppy disk based Development System is accessed through OS Z-80, which resides in one page (4K) of dedicated non-volatile memory. OS Z-80 controls the switching between User Mode and Monitor Mode, and provides a hierarchy of command levels. The monitor software also resides in the non-volatile 4K dedicated memory while the editor and assembler are stored on the floppy disk and are called into the general purpose system memory when required.

A cold start is initiated when power is turned on. The user then types "S" on his terminal and the system automatically determines the terminal's speed and adjusts itself accordingly. The terminal then responds by printing OS>. Four commands can be issued at this level: Debug, Edit, Assemble or File. When in the debug level, user programs can be executed with a simple GO command. The user's program will then continue to execute until a break is encountered.

Data and commands are entered into the system by the user in free-form format. That is, data and command fields are separated by any number of

INITI



Operating System

commas or spaces. In addition, commands may be fully spelled out or abbreviated. There are two special characters that can be used at any time:

@ = delete last character

! = delete entire line

Debug Level


The Z80 Debug software has a repertoire of fourteen instructions, designed to give the user facilities in controlling, analyzing, and debugging his own programs which reside in up to 60K bytes of system memory. The debug commands:

BASE specifies the numerical base in which the user chooses to enter memory addresses and data. The base may be hexadecimal or decimal. When the base is unspecified, the system uses hexadecimal notation at this level.

BREAK sets an automatic hardware breakpoint into the real-time debug module. This break can be on a memory read, memory write, I/O port read, or I/O port write. Addresses, data and data masks can also be specified. A break from the user program can also be caused by pressing the Monitor button on the front panel. In either case, a break causes the state of the user's CPU to be stored so that



LIZE SYSTEM



Flow of Control

execution can be resumed later Control returns to the debug level.

COMPARE allows the user to compare two memory blocks of any size and list any locations that are not identical.

DISPLAY prints the contents of all CPU registers in a concise format. Alternately any individual register or any contiguous block of memory may be displayed.

GO begins execution of the user's program. Execution can begin at any specified address, or it can continue from a previous breakpoint. A hardware or manual break is required to return control back to the debug level.

HISTORY is normally issued after a break from a user program. This instruction lists on the terminal the state of the address, data and control busses of the CPU during the execution of up to 255 bus transactions that occurred in the users program just prior to a break.

LOAD transfers assembled programs into system memory, ready to be executed by the GO command.

MOVE allows the user to transfer a block of memory of any size from any location to any other location.

PULSE is identical to Break except that a pulse on a special connector is provided each time the specified condition occurs and the program continues to execute. Pulse can be used to synchronize an oscilloscope display.

SAVE stores the RAM image of linked programs and subroutines on the user's disk.

SET stores data entered from the terminal into specified registers or memory locations.

STEP executes one instruction and then prints the contents of the CPU registers.

TRACE specifies if memory read, memory write, port read and/or port write conditions are to be stored in the Real-Time Debug Module during execution of the user's program.

QUIT returns control to the OS level.

Editor Level

The Z-80 text editor is called from the OS level by the command:

EDIT filename filetype

The EDITOR transfers the user's file from disk to a work space in memory.

The EDITOR works on a pointer concept where a pointer is moved by the user to access any desired line. The user can modify this file by any of the following commands:

AGAIN repeats the previous command

BOTTOM moves the line pointer to the bottom line.

CHANGE locates any specified character string and replaces it with any new character string as entered from the terminal. The user can specify how many occurrences per line as well as the maximum number of lines to change.

DELETE removes a specified number of lines from the file.

FILE writes the file from the work space on to the user's disk and returns to the OS level.

GET loads a block of text temporarily stored on the disk back into the work space to the user's disk and returns

GOTO places the pointer at a specified line number.

INSERT transfers new text from the terminal to the location of the pointer in the work space.

LINENO prints out the line number of the current pointer position.

LOCATE locates any specified string in the text and places the pointer at the beginning of the first line in which it occurs.

MACRO concatenates a string of editor commands, coupled with an & symbol. MACRO is executed with the XECUTE command.

NEXT moves the pointer down by a specified number of lines in the work space.

PRINT outputs the specified number of lines to the terminal beginning from the current pointer position.

PUT writes a specified block of text on the disk for temporary storage. The text is recovered with the GET command.

QUIT returns control to the OS level without filing the text on the disk.

REPLACE replaces the current line of text with new text from the terminal.

SAVE files the contents of the work space on the disk and returns to the EDITOR.

TOP moves the line pointer to the zero position in front of the first line.

(continued)

(Software Description continued)

UP moves the pointer up a specified number of lines in the work space.

XECUTE executes the Macro command.

Assembler Level

The Z-80 resident assembler is a counterpart of the Z-80 cross-assembler and processes the same source programs.

The assembler is entered from the OS level by the command

ASSEMBLE filename filetype

The source program is written in assembly language. Free-form format of the instructions is permitted within the following rules:

label: OP code operand-1 operand-2; comment

Any number of commas or blanks may be used to delimit the terms. Some instructions possess no or only one operand. Labels are terminated by a colon unless they begin in column 1, in which case the colon is optional. OP codes cannot begin in column 1. Comments begin with a semicolon and can begin in any column.

File Maintenance Level

The file maintenance system has a repertoire of twelve commands that allow the user to easily manipulate large files of any type. These commands include:

APPEND one file to another file.

COMBINE creates a new file from any number of existing files.

COPY copies the entire contents of one diskette to another diskette

COMPACT removes any unused information in the directory.

DUMP performs a hexidecimal dump of a file to the terminal.

ERASE eliminates a file from the disk.

FORMAT initializes a diskette for system operation

LIST prints the directory of all files on the user's disk.

NAME changes the name associated with a file.

PRINT lists a file on the terminal.

QUIT causes the system to re-enter OS.

STAT gives the number of sectors that are unused on the disk.

Logical Device Assignments

All system I/O activity is oriented to six logical devices with the following default assignments:

Logical Device Default Assignment

1) Console Input
2) Console Output
3) System Input
4) System Output
5) Utility Input
6) Utility Output

Default Assignment
Console terminal
Console terminal
Console terminal
Console terminal

Logical devices 1 and 2 are used to receive console commands and communicate their direct results.

Logical devices 3 and 4 are used to input user files and for output of system operations such as editing and assembling.

Logical devices 5 and 6 are used for special I/O activity such as reading and punching paper tapes, and printing user files.

Default assignments can be overridden by the command:

ASSIGN device parm

Where "device" is one of the following six logical device abbreviations

- 1) CONIN
- 2) CONOUT
- 3) SYSIN
- 4) SYSOUT
- 5) UTLIN
- 6) UTLOUT

and "parm" is either TTY or ZDOS for the standard device assignment of the console terminal or floppy disk, respectively, or the actual address of a special I/O routine for manipulating a custom I/O device.

This command can be used to interface I/O devices not supported on the Z-80 Development System.

For example,

ASSIGN CONOUT 1740

will direct all console output to address 1740. By loading the I/O handler for a special display device at this address, the results of user commands will appear on this device.



Specifications

CPU

Standard Z-80 CPU

Memory

3K bytes ROM/1K bytes static RAM dedicated to system monitor 16 bytes general purpose RAM expandable to 60K bytes

System Clock

Crystal controlled at 2.0 MHz or optional 2.5 MHz

I/O Channels

Standard Interface to Disk Unit, Serial Data Terminal and In-Circuit Emulator. Optional Interface for PROM Programmer and Line Printer. Two spare connectors for other user designated system peripherals.

Standard Equipment

Z-80 CPU Card with 4K bytes of ROM/RAM Monitor and debug Software 16K Bytes of RAM Realtime Debug Module (Storage module and breakpoint) Dual Floppy Disk Subsystem In-Circuit Emulator RS-232 or Current Loop Asynchronous Terminal Interface

Z-80 Resident Assembler, Editor, Disk Operating System and File Maintenance System

Full Documentation

Optional Modules

8 port parallel I/O Modules with Interrupt RAM, 16K byte Memory Modules Module Extender Drawer Slides and Extenders for Rack Mounting

AC Power Requirement

50/60 Hz, 115 VAC, 200 Watts Optional 230 VAC Power Supply

Environmental Characteristics

Operating Temperature: 0° to 50°C

Physical Characteristics

Two separate chassis. One contains the disk drives and disk power supplies, while the other contains all other elements

Approximate weights and dimensions apply to both chassis:

Size: 19"W x 9"H x 15"D Weight: 35 lbs.

Integral Power Supplies provide all necessary voltages, plus 4 amps of +5V ±5% is available in the CPU chassis for user cards





Z80-CPU



Product Specification

The Zilog Z80 product line is a complete set of micro-computer components, development systems and support software. The Z80 microcomputer component set includes all of the circuits necessary to build high-performance microcomputer systems with virtually no other logic and a minimum number of low cost standard memory elements.

The Z80-CPU is a third generation single chip microprocessor with unrivaled computational power. This increased computational power results in higher system through-put and more efficient memory utilization when compared to second generation microcomputers. In addition, the Z80-CPU is very easy to implement into a system because of its single voltage requirement plus all output signals are fully decoded and timed to control standard memory or peripheral circuits. The circuit is implemented using an N-channel, ion implanted, silicon gate MOS process.


Figure 1 is a block diagram of the CPU, Figure 2 details the internal register configuration which contains 208 bits of Read/Write memory that are accessible to the programmer. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or as 16-bit register pairs. There are also two sets of accumulator and flag registers. The programmer has access to either set of main or alternate registers through a group of exchange instructions. This alternate set allows foreground/background mode of operation or may be reserved for very fast Interrupt response. The CPU also contains a 16-bit stack pointer which permits simple implementation of


multiple level interrupts, unlimited subroutine nesting and simplification of many types of data handling.


The two 16-bit index registers allow tabular data manipulation and easy implementation of relocatable code. The Refresh register provides for automatic, totally transparent refresh of external dynamic memories. The I register is used in a powerful interrupt response mode to form the upper 8 bits of a pointer to a interrupt service address table, while the interrupting device supplies the lower 8 bits of the pointer. A call is then made to this service address.

FEATURES

- Single chip, N-channel Silicon Gate CPU.
- 158 instructions—includes all 78 of the 8080A instructions with total software compatibility. New instructions include 4-, 8- and 16-bit operations with more useful addressing modes such as indexed, bit and relative.
- 17 internal registers.
- Three modes of fast interrupt response plus a non-maskable interrupt.
- Directly interfaces standard speed static or dynamic memories with virtually no external logic.
- 1.6 \(\mu\)s instruction execution speed.
- Single 5 VDC supply and single-phase 5 volt Clock.
- Out-performs any other single chip microcomputer in 4-, 8-, or 16-bit applications.
- All pins TTL Compatible
- Built-in dynamic RAM refresh circuitry.







Z80-CPU PIN CONFIGURATION

A₀-A₁₅ (Address Bus)

Tri-state output, active high. A₀-A₁₅ constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges.

D₀-D₇ (Data Bus)

Tri-state input/output, active high. D_0 - D_7 constitute an 8-bit bidirectional data bus. The data bus is used for data exchanges with memory and I/O devices.

M₁
(Machine
Cycle one)

Output, active low. \overline{M}_1 indicates that the current machine cycle is the OP code fetch cycle of an instruction execution.

MREQ (Memory Request)

Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

IORQ (Input/ Output Request)

Tri-state output, active low. The IORQ signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An IORQ signal is also generated when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus.

RD (Memory Read)

Tri-state output, active low. RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WR (Memory Write) Tri-state output, active low. WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.

RFSH (Refresh)

Output, active low. RFSH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

HALT (Halt state)

Output, active low. HALT indicates that the CPU has executed a HALT software instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

WAIT (Wait)

Input, active low. WAIT indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active.

INT (Interrupt Request)

Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled and if the BUSRQ signal is not active.

NMI (Non Maskable Interrupt) Input, active low. The non-maskable interrupt request line has a higher priority than \overline{INT} and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. \overline{NMI} automatically forces the Z-80 CPU to restart to location 0066_H.

RESET

Input, active low. RESET initializes the CPU as follows: reset interrupt enable flip-flop, clear PC and registers I and R and set interrupt to 8080A mode. During reset time, the address and data bus go to a high impedance state and all control output signals go to the inactive state.


BUSRQ (Bus Request)

Input, active low. The bus request signal is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these busses.

BUSAK (Bus Acknowledge) Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.


INSTRUCTION OP CODE FETCH

The program counter content (PC) is placed on the address bus immediately at the start of the cycle. One half clock time later \overline{MREQ} goes active. The falling edge of \overline{MREQ} can be used directly as a chip enable to dynamic memories. \overline{RD} when active indicates that the memory data should be enabled onto the CPU data bus. The CPU samples data with the rising edge of the clock state T_3 . Clock states T_3 and T_4 of a fetch cycle are used to refresh dynamic memories while the CPU is internally decoding and executing the instruction. The refresh control signal \overline{RFSH} indicates that a refresh read of all dynamic memories should be accomplished.




MEMORY READ OR WRITE CYCLES

Illustrated here is the timing of memory read or write cycles other than an OP code fetch (M_1 cycle). The \overline{MREQ} and \overline{RD} signals are used exactly as in the fetch cycle. In the case of a memory write cycle, the \overline{MREQ} also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The \overline{WR} line is active when data on the data bus is stable so that it can be used directly as a R/W pulse to virtually any type of semiconductor memory.




INPUT OR OUTPUT CYCLES

Illustrated here is the timing for an I/O read or I/O write operation. Notice that during I/O operations a single wait state is automatically inserted (Tw*). The reason for this is during I/O operations this extra state allows sufficient time for an I/O port to decode its address and activate the WAIT line if a wait is required.



INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted, a special \underline{M}_1 cycle is generated. During this \underline{M}_1 cycle, the \overline{IORQ} signal becomes active (instead of \overline{MREQ}) to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states (Tw*) are automatically added to this cycle so that a ripple priority interrupt scheme, such as the one used in the Z80 peripheral controllers, can be easily implemented.



Z80 Instruction Set

The following is a summary of the Z80 instruction set showing the assembly language mnemonic and the symbolic operation performed by the instruction. A more detailed listing appears in the Z80-CPU technical manual. The instructions are divided into the following categories:

8-bit loads Miscellaneous Group 16-bit loads Rotates and Shifts Exchanges Bit Set, Reset and Test Memory Block Moves Input and Output Memory Block Searches Jumps 8-bit arithmetic and logic Calls 16-bit arithmetic Restarts General purpose Accumulator Returns & Flag Operations

In the table the following terminology is used.

b ≡ a bit number in any 8-bit register or memory location

cc \equiv flag condition code NZ \equiv non zero Z \equiv zero NC \equiv non carry

 $C \equiv carry$

PO ≡ Parity odd or no over flow PE ≡ Parity even or over flow

 $P \equiv Positive$

M ≡ Negative (minus)

	Mnemonic	Symbolic Operation	Comments
8-BIT LOADS	LD r, s	$r \leftarrow s$	$s \equiv r, n, (HL),$ (IX+e), (IY+e)
	LD d, r	d ← r	$d \equiv (HL), r$ (IX+e), (IY+e)
	LD d, n	d ← n	$d \equiv (HL),$ (IX+e), (IY+e)
	LD A, s	$A \leftarrow s$	$s \equiv (BC), (DE),$ (nn), I, R
	LD d, A	d ← A	$d \equiv (BC), (DE),$ (nn), I, R
	LD dd, nn	dd ← nn	$dd \equiv BC, DE,$ HL, SP, IX, IY
70	LD dd, (nn)	dd ←(nn)	$dd \equiv BC, DE,$ HL, SP, IX, IY
16-BIT LOADS	LD (nn), ss	(nn) ← ss	$ss \equiv BC, DE,$ HL, SP, IX, IY
-BIT	LD SP, ss	$SP \leftarrow_{SS}$	ss = HL, IX, IY
91	PUSH ss	$(SP-1) \leftarrow ss_H; (SP-2) \leftarrow ss_L$	ss = BC, DE, HL, AF, IX, IY
	POP dd	$dd_L \leftarrow (SP); dd_H \leftarrow (SP+1)$	dd = BC, DE, HL, AF, IX, IY
	EX DE, HL	DE ↔ HL	
EXCHANGES	EX AF, AF'	AF ↔ AF'	
	EXX	$\begin{pmatrix} BC \\ DE \\ HL \end{pmatrix} \leftrightarrow \begin{pmatrix} BC' \\ DE' \\ HL' \end{pmatrix}$	
jadani	EX (SP), ss	$(SP) \leftrightarrow ss_L, (SP+1) \leftrightarrow ss_H$	$ss \equiv HL, IX, IY$

d \equiv any 8-bit destination register or memory location dd \equiv any 16-bit destination register or memory location

e = 8-bit signed 2's complement displacement used in relative jumps and indexed addressing

L = 8 special call locations in page zero. In decimal notation these are 0, 8, 16, 24, 32, 40, 48 and 56

n \equiv any 8-bit binary number nn \equiv any 16-bit binary number

r = any 8-bit general purpose register (A, B, C, D, E, H, or L)

s \equiv any 8-bit source register or memory location s_h \equiv a bit in a specific 8-bit register or memory location

ss \equiv any 16-bit source register or memory location subscript "L" \equiv the low order 8 bits of a 16-bit register subscript "H" \equiv the high order 8 bits of a 16-bit register

() = the contents within the () are to be used as a pointer to a memory location or I/O port number

8-bit registers are A, B, C, D, E, H, L, I and R 16-bit register pairs are AF, BC, DE and HL 16-bit registers are SP, PC, IX and IY

Addressing Modes implemented include combinations of the following: Immediate Indexed

Immediate Indexed
Immediate extended Register
Modified Page Zero Implied
Relative Register Indirect

Extended Bit

	Mnemonic	Symbolic Operation	Comments
MEMORY BLOCK MOVES	LDI	$(DE) \leftarrow (HL), DE \leftarrow DE+1$	
	LDIR	$HL \leftarrow HL+1$, $BC \leftarrow BC-1$ $(DE) \leftarrow (HL)$, $DE \leftarrow DE+1$ $HL \leftarrow HL+1$, $BC \leftarrow BC-1$ Repeat until $BC = 0$	
RY BLO	LDD	(DE) \leftarrow (HL), DE \leftarrow DE-1 HL \leftarrow HL-1, BC \leftarrow BC-1	
MEMOR	LDDR	(DE) ← (HL), DE ← DE-1 HL ← HL-1, BC ← BC-1 Repeat until BC = 0	
MEMORY BLOCK SEARCHES	СРІ	A-(HL), HL \leftarrow HL+1 BC \leftarrow BC-1	
	CPIR	A-(HL), HL \leftarrow HL+1 BC \leftarrow BC-1, Repeat until BC = 0 or A = (HL)	A-(HL) sets the flags only. A is not affected
	CPD	A-(HL), HL ← HL-1 BC ← BC-1	
	CPDR	A-(HL), HL \leftarrow HL-1 BC \leftarrow BC-1, Repeat until BC= 0 or A = (HL)	
8-BIT ALU	ADD s	$A \leftarrow A + s$	
	ADC s	$A \leftarrow A + s + CY$	CY is the carry flag
	SUB s	$A \leftarrow A - s$	Carry mag
	SBC s	$A \leftarrow A - s - CY$	$s \equiv r, n, (HL)$
8-E	AND s	$A \leftarrow A \land s$	(IX+e), (IY+e)
	OR s	$A \leftarrow A \lor s$	
	XOR s	$A \leftarrow A \oplus S$	

	Mnemonic	Symbolic Operation	Comments
ALU	CP s	A - s	s = r, n (HL)
	INC d	d ← d + 1	(IX+e), (IY+e)
8-BIT ALU	DEC d	d ← d - 1	$d = r, (HL)$ $(IX \pm e), (IY + e)$
	ADD HL, ss	HL ← HL + ss	
	ADC HL, ss	$HL \leftarrow HL + ss + CY$	$ss \equiv BC, DE$ HL, SP
TIC	SBC HL, ss	HL ← HL - ss - CY	
THME	ADD IX, ss	IX ← IX + ss	$ss \equiv BC, DE,$ IX, SP
16-BIT ARITHMETIC	ADD IY, ss	$IY \leftarrow IY + ss$	$ss \equiv BC, DE,$ IY, SP
16-BI	INC dd	dd ← dd + 1	$dd \equiv BC, DE,$ HL, SP, IX, IY
	DEC dd	dd ← dd - 1	$dd \equiv BC, DE,$ HL, SP, IX, IY
	DAA	Converts A contents into	Operands must
ΑG		packed BCD following add	be in packed BCD format
GP ACC. & FLAG		or subtract.	BCD Tormat
C. &	CPL	$A \leftarrow \overline{A}$	
AC	NEG	$A \leftarrow \overline{A} + 1$	
ਹ	CCF	$CY \leftarrow \overline{CY}$	
	SCF	CY ← 1	
	NOP	No operation	
ous	HALT	Halt CPU	
NE	DI	Disable Interrupts	
MISCELLANEOUS	EI	Enable Interrupts	
SCE	IM 0	Set interrupt mode 0	8080A mode
M	IM 1	Set interrupt mode 1 Set interrupt mode 2	Call to 0038 _H Indirect Call
	IM 2	Set interrupt mode 2	maneet can
	RLC s	(Y) 7 0 S	
	RL s	7 — 0 — S	
	RRC s	7 0 CY	
ROTATES AND SHIFTS	RR s	7 0 CY	
	SLA s	CY 7 0 0	$s \equiv r, (HL)$
	SRA s	7 — 0 — CY	(IX+e), (IY+e)
ROTAT	SRL s	0 - 7 - 0 - CY S	
	RLD	7 4 3 0 7 4 3 7 (HL)	
	RRD	7 4 3 0 7 4 3 0 (HL)	

	Mnemonic	Symbolic Operation	Comments
, & T	BIT b, s	$Z \leftarrow s_b$	Z is zero flag
S, R	SET b, s	$s_b \leftarrow 1$	$s \equiv r, (HL)$ (IX+e), (IY+e)
BIT S, R, &	RES b, s	s _b ← 0	(1746), (1146)
	IN A (n)	A ← (n)	
	IN r, (C)	$r \leftarrow (C)$	Set flags
	INI	$(HL) \leftarrow (C), HL \leftarrow HL + 1$ $B \leftarrow B - 1$	
	INIR	$(HL) \leftarrow (C), HL \leftarrow HL + 1$ $B \leftarrow B - 1$ Repeat until $B = 0$	
T	IND	(HL) \leftarrow (C), HL \leftarrow HL - 1 B \leftarrow B - 1	
INPUT AND OUTPUT	INDR	$(HL) \leftarrow (C), HL \leftarrow HL - 1$ $B \leftarrow B - 1$	
ANI	OUT(n), A	Repeat until $B = 0$ (n) $\leftarrow A$	
UT	OUT(C), r	$(C) \leftarrow r$	
Z	OUTI	$(C) \leftarrow (HL), HL \leftarrow HL + 1$ B \leftarrow B - 1	
	OTIR	$(C) \leftarrow (HL), HL \leftarrow HL + 1$ B \leftarrow B \cdot 1	
	OUTD	Repeat until $B = 0$ (C) \leftarrow (HL), HL \leftarrow HL - 1 $B \leftarrow B - 1$	
	OTDR	$(C) \leftarrow (HL), HL \leftarrow HL - 1$	
		$B \leftarrow B - 1$ Repeat until $B = 0$	
	JP nn	PC ← nn	NZ PO
	JP cc, nn	If condition cc is true PC ← nn, else continue	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
PS	JR e	PC ← PC + e	C M
JUMP	JR kk, e	If condition kk is true PC ← PC + e, else continue	$kk \begin{cases} NZ & NC \\ Z & C \end{cases}$
	JP (ss)	PC ←ss	ss = HL, IX, IY
	DJNZ e	$B \leftarrow B - 1$, if $B = 0$ continue, else $PC \leftarrow PC + e$	
	CALL nn	$(SP-1) \leftarrow PC_H$	NZ PO
CALLS	CALL cc, nn	$(SP-2) \leftarrow PC_L$, $PC \leftarrow nn$ If condition cc is false	$\begin{bmatrix} c & Z & PE \\ NC & P \end{bmatrix}$
CA	erraz ec, mi	continue, else same as CALL nn	C M
RESTARTS	RST L	$(SP-1) \leftarrow PC_H$ $(SP-2) \leftarrow PC_L, PC_H \leftarrow 0$	
EST		$PC_L \leftarrow L$	
X	RET	$PC_{L} \leftarrow (SP),$ $PC_{H} \leftarrow (SP+1)$	
SN	RET cc	If condition cc is false continue, else same as RET	
RETURNS	RETI	Return from interrupt, same as RET	
	RETN	Return from non- maskable interrupt	

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{cc} = +5V \pm 5\%$, Unless Otherwise Noted.

Signal	Symbol	Parameter	Min.	Max.	Unit	Test Condic
	t _c	Clock Period	.4	2	μsec	
d.	t _w (ΦH)	Clock Pulse Width, Clock High	180		nsec	1
Φ	t _w (ΦL)	Clock Pulse Width, Clock Low	180		nsec	
	t _{r, f}	Clock Rise and Fall Time		30	nsec	1
	t	Address Output Delay		200	nsec	
	tD (AD)	Delay to Float		100	nsec	-
	^t F (AD)	Address Stable Prior to MREQ (Memory Cycle)	[1]	100	nsec	$C_{\rm L}$ = 100pF
A ₀₋₁₅	tacm			-		CL-100pr
0-13	^t aci	Address Stable Prior to IORQ, RD or WR (I/O Cycle)	[2]	-	nsec	-
	tca	Address Stable From RD or WR	[3]	-	nsec	
	tcaf	Address Stable From RD or WR During Float	[4]		nsec	
	t _D (D)	Data Output Delay		350	nsec	
	t _F (D)	Delay to Float During Write Cycle		100	nsec	1
	t _S Φ (D)	Data Setup Time to Rising Edge of Clock During M1 Cycle	100		nsec	1
D ₀₋₇		Data Setup Time to Falling Edge at Clock During M2 to M5	100		nsec	C _L =100pF
0-7	${}^{t} S \overline{\Phi} (D)$	Data Stable Prior to WR (Memory Cycle)	[5]		nsec	
	tdem	Data Stable Prior to WR (I/O Cycle)	[6]	1	nsec	
	t dci	Data Stable From WR			11.500	
	t _{cdf}	Data Diable 1 Tolli WK	[7]			
	t _H	Any Hold Time for Setup Time	0		nsec	
	^t DL⊕(MR)	MREQ Delay From Falling Edge of Clock, MREQ Low		130	nsec	
		MREQ Delay From Rising Edge of Clock, MREQ Low		130	nsec	1
MREO	^t DHΦ(MR)			150	-	C =50mE
MKEQ	^t DHΦ (MR)	MREQ Delay From Falling Edge of Clock, MREQ High	101	150	nsec	$C_L = 50 pF$
	w (MRL)	Pulse Width, MREQ Low	[8]		nsec	
	^t w (MRH)	Pulse Width, MREQ High	[9]		nsec	
	10RO Delay From Risi	IORQ Delay From Rising Edge of Clock, IORQ Low		110	nsec	
	¹ DLΦ (IR)	IORQ Delay From Falling Edge of Clock, IORQ Low		130	nsec	$C_1 = 50 pF$
IORQ	^t DLΦ (lR)	IORQ Delay From Rising Edge of Clock, IORQ High		130	nsec	C .opi
	^t DHΦ (IR)	IORQ Delay From Falling Edge of Clock, IORQ High		150	nsec	-
	^t DHФ (IR)	and a series of the series of			11.500	
	tDLФ (RD)	RD Delay From Rising Edge of Clock, RD Low		130	nsec	
RD	$^{t}DL\overline{\Phi}$ (RD)	RD Delay From Falling Edge of Clock, RD Low		150	nsec	C -50 F
KD	tDHΦ (RD)	RD Delay From Rising Edge of Clock, RD High		130	nsec	C _L =50pF
	$^{t}DH\overline{\Phi}(RD)$	DIT (KB)		150	nsec	
	tor come	WR Delay From Rising Edge of Clock, WR Low		110		
	^t DL <u>Φ</u> (WR)			110	nsec	-
WR	^t DL⊕ (WR)	WR Delay From Falling Edge of Clock, WR Low		130	nsec	0 -50 5
	^t DHΦ (WR)	WR Delay From Falling Edge at Clock, WR High		150	nsec	C _L =50pF
	^t w (WRL)	Pulse Width, WR Low	[10]		nsec	
_	tor are	MI Delay From Rising Edge of Clock, MI Low		160	nsec	
M1	^t DL (M1)	MI Delay From Rising Edge of Clock, MI High		220	nsec	$C_L = 30 pF$
	^t DH (M1)				11000	
RFSH	tDL (RF)	RFSH Delay From Rising Edge of Clock, RFSH Low		200	nsec	0 -30 5
KFSII	tDH (RF)	RFSH Delay From Rising Edge of Clock, RFSH High		200	nsec	C _L =30pF
WAIT		WAIT Setup Time to Falling Edge of Clock	70		nsec	
	ts (WT)					
HALT	^t D (HT)	HALT Delay Time From Falling Edge of Clock		240	nsec	C _L =50pF
INT	t _s IT)	INT Setup Time to Rising Edge of Clock	70		nsec	
NMI	tw (NML)	Pulse Width, NMI Low	60		nsec	
BUSRQ	t _s (BQ)	BUSRQ Setup Time to Rising Edge of Clock	70		nsec	
		DUCAY DALLE COLUMN DISCARIA		150		
BUSAK	tDL (BA)	BUSAK Delay From Rising Edge of Clock, BUSAK Low		150	nsec	C _L =50pF
	tDH (BA)	BUSAK Delay From Falling Edge of Clock, BUSAK High		150	nsec	L .up.
RESET	t _s (RS)	RESET Setup Time to Rising Edge of Clock	70		nsec	
				105		
	t _F (C)	Delay to Float (MREO, IORO, RD and WR)		100	nsec	

[1]
$$t_{acm} = t_{w(\Phi H)} + t_{f} - 120$$

[2]
$$t_{aci} = t_c - 140$$

[3]
$$t_{ca} = t_{w(\Phi H)} + t_{f} - 80$$

[4]
$$t_{caf} = t_{w(\Phi H)} + f - 100$$

[5]
$$t_{dcm} = t_c - 300$$

[6]
$$t_{dci} = t_{w(\Phi L)} + t_{r} - 330$$

[7]
$$t_{cdf} = t_{w(\Phi L)} + t_{r} - 80$$


[8]
$$t_{w}(\overline{MRH}) = t_{c} - 80$$

[9]
$$t_w (\overline{MRL}) = t_w (\Phi H) + t_f - 70$$


[10]
$$t_{w(WR)} = t_{c} - 80$$

NOTES

- 1. Data should be enabled onto the CPU data bus when \overline{RD} is active. During interrupt acknowledge data should be enabled when $\overline{M1}$ and \overline{IORQ} are both active.
- 2. All control signals are internally synchronized, so they may be totally asynchronous with respect to the clock.
- 3. The RESET signal must be active for a minimum of 3 clock cycles.



Load circuit for Output



Absolute Maximum Ratings

Temperature Under Bias Storage Temperature Voltage On Any Pin with Respect to Ground Power Dissipation 0°C to 70°C -65°C to +150°C -0.3V to +7V

1.5W

*Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

 $T_A = 0^{\circ} \text{C to } 70^{\circ} \text{C}$, $V_{CC} = 5 \text{V} \pm 5\%$ unless otherwise specified


Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V _{ILC}	Clock Input Low Voltage	-0.3		0.45	V	
V _{IHC}	Clock Input High Voltage	V _{cc} [1]		V _{cc}	V	
V _{IL}	Input Low Voltage	-0.3		0.8	V	
v _{IH}	Input High Voltage	2.0		V _{cc}	V	
V _{OL}	Output Low Voltage			0.4	V	I _{OL} =1.8mA
V _{OH}	Output High Voltage	2.4			V	1 _{OH} = -100μA
l _{CC}	Power Supply Current			200	mA	t _c =400nsec
I _{LI}	Input Leakage Current			10	μΑ	V _{IN} =0 to V _{cc}
1 _{LOH}	Tri-State Output Leakage Current in Float			10	μΑ	V _{OUT} =2.4 to V _{cc}
I _{LOL}	Tri-State Output Leakage Current in Float			-10	μΑ	V _{OUT} =0.4V
I _{LD}	Data Bus Leakage Current in Input Mode			±10	μΑ	$0 \le V_{IN} \le V_{cc}$

Capacitance

 $T_A = 25^{\circ}C$, f = 1 MHz, unmeasured pins returned to ground

Symbol	Parameter	Max.	Unit
C_{Φ}	Clock Capacitance	20	pF
c _{IN}	Input Capacitance	5	pF
c _{out}	Output Capacitance	10	pF

[1] Clock Driver



An external clock pull-up resistor of (330 Ω) will meet both the A.C. and D.C. clock requirements.

